Login

Sapatnekar, Sachin S.

Routing Congestion in VLSI Circuits: Estimation and Optimization

Sapatnekar, Sachin S. - Routing Congestion in VLSI Circuits: Estimation and Optimization, ebook

124,00€

Ebook, PDF with Adobe DRM
ISBN: 9780387485508
DRM Restrictions

PrintingNot allowed
Copy to clipboardNot allowed

Table of contents

Part I.The Origins of Congestion

1. An Introduction to Routing Congestion
Part II.The Estimation of Congestion

2. Placement-level Metrics for Routing Congestion
3. Synthesis-level Metrics for Routing Congestion
Part III.The Optimization of Congestion

4. Congestion Optimization During Interconnect Synthesis and Routing
5. Congestion Optimization During Placement
6. Congestion Optimization During Technology Mapping and Logic Synthesis
7. Congestion Implications of High Level Design

DRM-restrictions

Printing: not available
Clipboard copying: not available

Keywords: TECHNOLOGY & ENGINEERING / General TEC000000

Author(s)
 
 
Publisher
Springer
Publication year
2007
Language
en
Edition
1
Category
Technology, Energy, Traffic
Format
Ebook
eISBN (PDF)
9780387485508

Similar titles